Lanthanum Gadolinium Oxide: A New Electronic Device Material for CMOS Logic and Memory Devices.
Ontology highlight
ABSTRACT:
SUBMITTER: Pavunny SP
PROVIDER: S-EPMC5453369 | biostudies-other | 2014 Mar
REPOSITORIES: biostudies-other
Similar Datasets
Project description:Internet of Things (IoT) devices have strict energy constraints as they often operate on a battery supply. The cryptographic operations within IoT devices consume substantial energy and are vulnerable to a class of hardware attacks known as side-channel attacks. To reduce the energy consumption and defend against side-channel attacks, we propose combining adiabatic logic and Magnetic Tunnel Junctions to form our novel Energy Efficient-Adiabatic CMOS/MTJ Logic (EE-ACML). EE-ACML is shown to be both low energy and secure when compared to existing CMOS/MTJ architectures. EE-ACML reduces dynamic energy consumption with adiabatic logic, while MTJs reduce the leakage power of a circuit. To show practical functionality and energy savings, we designed one round of PRESENT-80 with the proposed EE-ACML integrated with an adiabatic clock generator. The proposed EE-ACML-based PRESENT-80 showed energy savings of 67.24% at 25 MHz and 86.5% at 100 MHz when compared with a previously proposed CMOS/MTJ circuit. Furthermore, we performed a CPA attack on our proposed design, and the key was kept secret.
| S-EPMC8621275 | biostudies-literature
Project description:A comprehensive study of the electrical and physical characteristics of Lanthanum Aluminate (LaAlO₃) high-dielectric-constant gate oxides for advanced CMOS devices was performed. The most distinctive feature of LaAlO₃ as compared with Hf-based high-k materials is the thermal stability at the interface with Si, which suppresses the formation of a low-permittivity Si oxide interfacial layer. Careful selection of the film deposition conditions has enabled successful deposition of an LaAlO₃ gate dielectric film with an equivalent oxide thickness (EOT) of 0.31 nm. Direct contact with Si has been revealed to cause significant tensile strain to the Si in the interface region. The high stability of the effective work function with respect to the annealing conditions has been demonstrated through comparison with Hf-based dielectrics. It has also been shown that the effective work function can be tuned over a wide range by controlling the La/(La + Al) atomic ratio. In addition, gate-first n-MOSFETs with ultrathin EOT that use sulfur-implanted Schottky source/drain technology have been fabricated using a low-temperature process.
| S-EPMC5448927 | biostudies-other
Project description:Square-shaped or rectangular nanoparticles (NPs) of lanthanum oxide (LaOx) were synthesized and layered by convective self-assembly to demonstrate an analog memristive device in this study. Along with non-volatile analog memory effect, selection diode property could be co-existent without any implementation of heterogeneous multiple stacks with ~1 μm thick LaOx NPs layer. Current-voltage (I-V) behavior of the LaOx NPs resistive switching (RS) device has shown an evolved current level with memristive behavior and additional rectification functionality with threshold voltage. The concurrent memristor and diode type selector characteristics were examined with electrical stimuli or spikes for the duration of 10-50 ms pulse biases. The pulsed spike increased current levels at a read voltage of +0.2 V sequentially along with ±7 V biases, which have emulated neuromorphic operation of long-term potentiation (LTP). This study can open a new application of rare-earth LaOx NPs as a component of neuromorphic synaptic device.
| S-EPMC7915431 | biostudies-literature
Project description:Two-terminal, non-volatile memory devices are the fundamental building blocks of memory-storage devices to store the required information, but their lack of flexibility limits their potential for biological applications. After the discovery of two-dimensional (2D) materials, flexible memory devices are easy to build, because of their flexible nature. Here, we report on our flexible resistive-switching devices, composed of a bilayer tin-oxide/tungsten-ditelluride (SnO2/WTe2) heterostructure sandwiched between Ag (top) and Au (bottom) metal electrodes over a flexible PET substrate. The Ag/SnO2/WTe2/Au flexible devices exhibited highly stable resistive switching along with an excellent retention time. Triggering the device from a high-resistance state (HRS) to a low-resistance state (LRS) is attributed to Ag filament formation because of its diffusion. The conductive filament begins its development from the anode to the cathode, contrary to the formal electrochemical metallization theory. The bilayer structure of SnO2/WTe2 improved the endurance of the devices and reduced the switching voltage by up to 0.2 V compared to the single SnO2 stacked devices. These flexible and low-power-consumption features may lead to the construction of a wearable memory device for data-storage purposes.
| S-EPMC8708916 | biostudies-literature
Project description:von Neumann architecture based computers isolate computation and storage (i.e. data is shuttled between computation blocks (processor) and memory blocks). The to-and-fro movement of data leads to a fundamental limitation of modern computers, known as the Memory wall. Logic in-Memory (LIM)/In-Memory Computing (IMC) approaches aim to address this bottleneck by directly computing inside memory units thereby eliminating energy-intensive and time-consuming data movement. Several recent works in literature, propose realization of logic function(s) directly using arrays of emerging resistive memory devices (example- memristors, RRAM/ReRAM, PCM, CBRAM, OxRAM, STT-MRAM etc.), rather than using conventional transistors for computing. The logic/embedded-side of digital systems (like processors, micro-controllers) can greatly benefit from such LIM realizations. However, the pure storage-side of digital systems (example SSDs, enterprise storage etc.) will not benefit much from such LIM approaches as when memory arrays are used for logic they lose their core functionality of storage. Thus, there is the need for an approach complementary to existing LIM techniques, that's more beneficial for the storage-side of digital systems; one that gives compute capability to memory arrays not at the cost of their existing stored states. Fundamentally, this would require memory nanodevice arrays that are capable of storing and computing simultaneously. In this paper, we propose a novel 'Simultaneous Logic in-Memory' (SLIM) methodology which is complementary to existing LIM approaches in literature. Through extensive experiments we demonstrate novel SLIM bitcells (1T-1R/2T-1R) comprising non-filamentary bilayer analog OxRAM devices with NMOS transistors. Proposed bitcells are capable of implementing both Memory and Logic operations simultaneously. Detailed programming scheme, array level implementation, and controller architecture are also proposed. Furthermore, to study the impact of proposed SLIM approach for real-world implementations, we performed analysis for two applications: (i) Sobel Edge Detection, and (ii) Binary Neural Network- Multi layer Perceptron (BNN-MLP). By performing all computations in SLIM bitcell array, huge Energy Delay Product (EDP) savings of ≈75× for 1T-1R (≈40× for 2T-1R) SLIM bitcell were observed for edge-detection application while EDP savings of ≈3.5× for 1T-1R (≈1.6× for 2T-1R) SLIM bitcell were observed for BNN-MLP application respectively, in comparison to conventional computing. EDP savings owing to reduction in data transfer between CPU ↔ memory is observed to be ≈780× (for both SLIM bitcells).
| S-EPMC7018944 | biostudies-literature
Project description:The possible use of electrostrictive materials for information processing devices has been widely discussed because it could allow low-power logic operation by overcoming the fundamental limit of subthreshold swing greater than 60 mV/decade in conventional MOSFETs. However, existing proposals for electrostrictive FET applications typically adopt approaches that are entirely theoretical and simulative, thus lacking practical insights into how an electrostrictive material can be best interfaced with a channel material. Here we propose an electrostrictive FET device, involving the epitaxial oxide heterostructure as an ideal material platform for maximum strain transfer. The ON/OFF switching occurs due to a stress-induced concentration change of oxygen vacancies in the memristive oxide channel layer. Based on finite-element simulations, we show that the application of a minimal gate voltage bias can induce stress in the channel layer as high as 108 N/m2 owing to the epitaxial interface between the electrostrictive and memristive oxide layers. Conductive AFM experiments further support the feasibility of the proposed device by demonstrating the stress-induced conductivity modulation of a perovskite oxide thin film, SrTiO3, that is well known to serve as the substrate for epitaxial growth of other functional oxide layers.
| S-EPMC7471687 | biostudies-literature
Project description:Low-power flexible logic circuits are key components required by the next generation of flexible electronic devices. For stable device operation, such components require a high degree of mechanical flexibility and reliability. Here, the mechanical properties of low-power flexible complementary metal-oxide-semiconductor (CMOS) logic circuits including inverter, NAND, and NOR are investigated. To fabricate CMOS circuits on flexible polyimide substrates, carbon nanotube (CNT) network films are used for p-type transistors, whereas amorphous InGaZnO films are used for the n-type transistors. The power consumption and voltage gain of CMOS inverters are <500 pW/mm at Vin = 0 V (<7.5 nW/mm at Vin = 5 V) and >45, respectively. Importantly, bending of the substrate is not found to cause significant changes in the device characteristics. This is also observed to be the case for more complex flexible NAND and NOR logic circuits for bending states with a curvature radius of 2.6 mm. The mechanical stability of these CMOS logic circuits makes them ideal candidates for use in flexible integrated devices.
| S-EPMC4602193 | biostudies-literature
Project description:In this report, both p- and n-type tin oxide thin-film transistors (TFTs) were simultaneously achieved using single-step deposition of the tin oxide channel layer. The tuning of charge carrier polarity in the tin oxide channel is achieved by selectively depositing a copper oxide capping layer on top of tin oxide, which serves as an oxygen source, providing additional oxygen to form an n-type tin dioxide phase. The oxidation process can be realized by annealing at temperature as low as 190 °C in air, which is significantly lower than the temperature generally required to form tin dioxide. Based on this approach, CMOS inverters based entirely on tin oxide TFTs were fabricated. Our method provides a solution to lower the process temperature for tin dioxide phase, which facilitates the application of this transparent oxide semiconductor in emerging electronic devices field.
| S-EPMC4402970 | biostudies-literature
Project description:Complementary resistive switches based on two anti-serially connected Ag/GeSx/Pt devices were studied. The main focus was placed on the pulse mode properties as typically required in memory and logic applications. A self-designed measurement setup was applied to access each CRS part-cell individually. Our findings reveal the existence of two distinct read voltage regimes enabling both spike read as well as level read approaches. Furthermore, we experimentally verified the theoretically predicted kinetic properties in terms of pulse height vs. switching time relationship. The results obtained by this alternative approach allow a significant improvement of the basic understanding of the interplay between the two part-cells in a complementary resistive switch configuration. Furthermore, from these observations we can deduce a simplified write voltage scheme which is applicable for the considered type of memory cell.
| S-EPMC3790209 | biostudies-other
Project description:Resistive switching offers a promising route to universal electronic memory, potentially replacing current technologies that are approaching their fundamental limits. In many cases switching originates from the reversible formation and dissolution of nanometre-scale conductive filaments, which constrain the motion of electrons, leading to the quantisation of device conductance into multiples of the fundamental unit of conductance, G0. Such quantum effects appear when the constriction diameter approaches the Fermi wavelength of the electron in the medium - typically several nanometres. Here we find that the conductance of silicon-rich silica (SiOx) resistive switches is quantised in half-integer multiples of G0. In contrast to other resistive switching systems this quantisation is intrinsic to SiOx, and is not due to drift of metallic ions. Half-integer quantisation is explained in terms of the filament structure and formation mechanism, which allows us to distinguish between systems that exhibit integer and half-integer quantisation.
| S-EPMC3776960 | biostudies-literature