Significant enhancement of the bias stability of Zn-O-N thin-film transistors via Si doping.
Ontology highlight
ABSTRACT:
SUBMITTER: Song A
PROVIDER: S-EPMC6970993 | biostudies-literature |
REPOSITORIES: biostudies-literature
Similar Datasets
Project description:We report a novel self-patterning method for solution-processed indium zinc oxide (IZO) thin films based on photosensitive precursors. This approach is an alternative and evolutionary approach to the traditional photoresist patterning techniques. Chelate bonds between metal ions and β-diketone compounds in ultraviolet light-exposed IZO solutions provided intrinsic photosensitivity, which resulted in a solubility difference between exposed and non-exposed regions. This difference enabled self-patterning of the IZO for thin-film transistor (TFT) fabrication. Compared with previously reported self-patterning methods based on photosensitive activators, our self-patterned IZO TFTs based on photosensitive precursors displayed excellent electrical characteristics and stability. The field-effect mobility increased from 0.27 to 0.99 cm2/Vs, the subthreshold swing decreased from 0.54 to 0.46 V/dec, and the threshold voltage shift under a positive bias stress test (1,000 s) improved from 9.32 to 1.68 V. The photosensitive precursor played a key role in these improvements permitting fewer organic species which act as defect sites after metal oxide formation. Consequently, our approach compares favorably with that of conventional fabrication process using photoresist in terms of its simplicity, cost efficiency, and electrical performance.
| S-EPMC7606435 | biostudies-literature
Project description:In this research, a passivated methodology was proposed for achieving good electrical characteristics for back-channel-etch (BCE) typed amorphous Si-Sn-O thin film transistors (a-STO TFTs). This methodology implied that the thermal annealing (i.e., pre-annealing) should be carried out before deposition of a SiOx passivation layer. The pre-annealing played an important role in affecting device performance, which did get rid of the contamination of the lithography process. Simultaneously, the acceptor-like sub-gap density of states (DOS) of devices was extracted for further understanding the reason for improving device performance. It found that the SiOx layer could reduce DOS of the device and successfully protect the device from surroundings. Finally, a-STO TFT applied with this passivated methodology could possess good electrical properties including a saturation mobility of 4.2 ± 0.2 cm²/V s, a low threshold voltage of 0.00 V, a large on/off current ratio of 6.94 × 10?, and a steep subthreshold swing of 0.23 V/decade. The threshold voltage slightly shifted under bias stresses and recovered itself to its initial state without any annealing procedure, which was attributed to the charge trapping in the bulk dielectric layers or interface. The results of this study indicate that a-STO TFT could be a robust candidate for realizing a large-size and high-resolution display.
| S-EPMC6119873 | biostudies-other
Project description:Currently, research has been focusing on printing and laser crystallization of cyclosilanes, bringing to life polycrystalline silicon (poly-Si) thin-film transistors (TFTs) with outstanding properties. However, the synthesis of these Si-based inks is generally complex and expensive. Here, we prove that a polysilane ink, obtained as a byproduct of silicon gases and derivatives, can be used successfully for the synthesis of poly-Si by laser annealing, at room temperature, and for n- and p-channel TFTs. The devices, fabricated according to CMOS compatible processes at 350 °C, showed field effect mobilities up to 8 and 2 cm2/(V s) for n- and p-type TFTs, respectively. The presented method combines a low-cost coating technique with the usage of recycled material, opening a route to a convenient and sustainable production of large-area, flexible, and even disposable/single-use electronics.
| S-EPMC5503179 | biostudies-literature
Project description:Metal-oxide thin-film transistors (TFT) fabricated by spray pyrolysis are of increasing interest because of its simple process and scalability. A bottleneck issue is to get a bubble-free and dense material. We studied the effect of ammonium acetate (AA) addition in the oxide precursor solution on the performance of spray-coated ZnO TFTs. AA acts as a stabilizer, which increases the solubility of the solution and enhances the film quality by reducing the defects. With AA addition in ZnO precursor, the films are coffee ring free with high mass density and better grain orientation. The ZnO TFT with AA exhibit a remarkable improvement of its device performance such as saturation mobility increasing from 5.12 to 41.53 cm2V-1s-1, the subthreshold swing decreasing from 340 to 162?mV/dec and on/off current ratio increasing from ~105 to 108. Additionally, the TFTs show excellent stability with a low threshold voltage shift of 0.1?V under gate bias stress. Therefore, the addition of AA is a promising approach to achieve high-performance ZnO TFTs for low-cost manufacturing of displays.
| S-EPMC7265479 | biostudies-literature
Project description:Since the grain boundaries (GBs) within the semiconductor layer of organic field-effect transistors (OFETs) have a strong influence on device performance, a substantial number of studies have been devoted to controlling the crystallization characteristics of organic semiconductors. We studied the intrinsic effects of GBs within 5,11-bis(triethylsilylethynyl) anthradithiophene (TES-ADT) thin films on the electrical properties of OFETs. The GB density was easily changed by controlling nulceation event in TES-ADT thin films. When the mixing time was increased, the number of aggregates in as-spun TES-ADT thin films were increased and subsequent exposure of the films to 1,2-dichloroethane vapor led to a significant increase in the number of nuleation sites, thereby increasing the GB density of TES-ADT spherulites. The density of GBs strongly influences the angular spread and crystallographic orientation of TES-ADT spherulites. Accordingly, the FETs with higher GB densities showed much poorer electrical characteristics than devices with lower GB density. Especially, GBs provide charge trapping sites which are responsible for bias-stress driven electrical instability. Dielectric surface treatment with a polystyrene brush layer clarified the GB-induced charge trapping by reducing charge trapping at the semiconductor-dielectric interface. Our study provides an understanding on GB induced bias instability for the development of high performance OFETs.
| S-EPMC5018961 | biostudies-literature
Project description:Electrical and carrier transport properties in In-Ga-Zn-O thin-film transistors (IGZO TFTs) with a heterojunction channel were investigated. For the heterojunction IGZO channel, a high-In composition IGZO layer (IGZO-high-In) was deposited on a typical compositions IGZO layer (IGZO-111). From the optical properties and photoelectron yield spectroscopy measurements, the heterojunction channel was expected to have the type-II energy band diagram which possesses a conduction band offset (?Ec) of ~0.4 eV. A depth profile of background charge density indicated that a steep ?Ec is formed even in the amorphous IGZO heterojunction interface deposited by sputtering. A field effect mobility (?FE) of bottom gate structured IGZO TFTs with the heterojunction channel (hetero-IGZO TFTs) improved to ~20 cm2 V-1 s-1, although a channel/gate insulator interface was formed by an IGZO-111 (?FE = ~12 cm2 V-1 s-1). Device simulation analysis revealed that the improvement of ?FE in the hetero-IGZO TFTs was originated by a quantum confinement effect for electrons at the heterojunction interface owing to a formation of steep ?Ec. Thus, we believe that heterojunction IGZO channel is an effective method to improve electrical properties of the TFTs.
| S-EPMC7215306 | biostudies-literature
Project description:We present a study on characteristics of operating region-dependent weight updates in a synaptic thin-film transistor (Syn-TFT) with an amorphous In-Ga-Zn-O (IGZO) channel layer. For a synaptic behavior (e.g. a memory phenomenon) of the IGZO TFT, a defective oxide (e.g. SiO2) is intentionally used for a charge trapping due to programming pulses to the gate terminal. Based on this synaptic behavior, a conductance of the Syn-TFT is modulated depending on the programming pulses, thus weight updates. This weight update characteristics of the Syn-TFT is analyzed in terms of a dynamic ratio (drw) for two operating regions (i.e. the above-threshold and sub-threshold regimes). Here, the operating region is chosen depending on the level of the gate read-voltage relative to the threshold voltage of the Syn-TFT. To verify these, the static and pulsed characteristics of the fabricated Syn-TFT are monitored experimentally. As experimental results, it is found that the drw of the sub-threshold regime is larger compared to the above-threshold regime. In addition, the weight linearity in the sub-threshold regime is observed to be better compared to the above-threshold regime. Since it is expected that either the drw or weight linearity can affect performances (e.g. a classification accuracy) of an analog accelerator (AA) constructed with the Syn-TFTs, the AA simulation is performed to check this with a crossbar simulator.
| S-EPMC9744913 | biostudies-literature
Project description:Crystalline thin films of organic semiconductors are a good candidate for field effect transistor (FET) materials in printed electronics. However, there are currently two main problems, which are associated with inhomogeneity and poor thermal durability of these films. Here we report that liquid crystalline materials exhibiting a highly ordered liquid crystal phase of smectic E (SmE) can solve both these problems. We design a SmE liquid crystalline material, 2-decyl-7-phenyl-[1]benzothieno[3,2-b][1]benzothiophene (Ph-BTBT-10), for FETs and synthesize it. This material provides uniform and molecularly flat polycrystalline thin films reproducibly when SmE precursor thin films are crystallized, and also exhibits high durability of films up to 200?°C. In addition, the mobility of FETs is dramatically enhanced by about one order of magnitude (over 10?cm(2)?V(-1)?s(-1)) after thermal annealing at 120?°C in bottom-gate-bottom-contact FETs. We anticipate the use of SmE liquid crystals in solution-processed FETs may help overcome upcoming difficulties with novel technologies for printed electronics.
| S-EPMC4403349 | biostudies-literature
Project description:Organic thin-film transistors (OTFTs) can be fabricated at moderate temperatures and through cost-effective solution-based processes on a wide range of low-cost flexible and deformable substrates. Although the charge mobility of state-of-the-art OTFTs is superior to that of amorphous silicon and approaches that of amorphous oxide thin-film transistors (TFTs), their operational stability generally remains inferior and a point of concern for their commercial deployment. We report on an exhaustive characterization of OTFTs with an ultrathin bilayer gate dielectric comprising the amorphous fluoropolymer CYTOP and an Al2O3:HfO2 nanolaminate. Threshold voltage shifts measured at room temperature over time periods up to 5.9 × 105 s do not vary monotonically and remain below 0.2 V in microcrystalline OTFTs (?c-OTFTs) with field-effect carrier mobility values up to 1.6 cm2 V-1 s-1. Modeling of these shifts as a function of time with a double stretched-exponential (DSE) function suggests that two compensating aging mechanisms are at play and responsible for this high stability. The measured threshold voltage shifts at temperatures up to 75°C represent at least a one-order-of-magnitude improvement in the operational stability over previous reports, bringing OTFT technologies to a performance level comparable to that reported in the scientific literature for other commercial TFTs technologies.
| S-EPMC5766328 | biostudies-other
Project description:Solution processibility is a unique advantage of organic semiconductors, permitting the low-cost production of flexible electronics under ambient conditions. However, the solution affinity to substrate surfaces remains a serious dilemma; liquid manipulation is more difficult on highly hydrophobic surfaces, but the use of such surfaces is indispensable for improving device characteristics. Here we demonstrate a simple technique, which we call 'push coating', to produce uniform large-area semiconducting polymer films over a hydrophobic surface with eliminating material loss. We utilize a poly(dimethylsiloxane)-based trilayer stamp whose conformal contact with the substrate enables capillarity-induced wetting of the surface. Films are formed through solvent sorption and retention in the stamp, allowing the stamp to be peeled perfectly from the film. The planar film formation on hydrophobic surfaces also enables subsequent fine film patterning. The technique improves the crystallinity and field-effect mobility of stamped semiconductor films, constituting a major step towards flexible electronics production.
| S-EPMC3493649 | biostudies-literature