Browse
Submit Data
Databases
API
Help

Dataset Information

0 Views

0 Connections

0 Citations

0 Reanalyses

0 Downloads

Omics score: 0

Schottky Barrier Height and Image Force Lowering in Monolayer MoS₂ Field Effect Transistors.

ABSTRACT: Understanding the nature of the barrier height in a two-dimensional semiconductor/metal interface is an important step for embedding layered materials in future electronic devices. We present direct measurement of the Schottky barrier height and its lowering in the transition metal dichalcogenide (TMD)/metal interface of a field effect transistor. It is found that the barrier height at the gold/ single-layer molybdenum disulfide (MoS₂) interfaces decreases with increasing drain voltage, and this lowering reaches 0.5-1 V We also show that increase of the gate voltage induces additional barrier lowering.

SUBMITTER: Vaknin Y

PROVIDER: S-EPMC7761329 | biostudies-literature | 2020 Nov

REPOSITORIES: biostudies-literature

ACCESS DATA

Json Xml

Publications

Schottky Barrier Height and Image Force Lowering in Monolayer MoS2 Field Effect Transistors.

Vaknin Yonatan Y Dagan Ronen R Rosenwaks Yossi Y

Nanomaterials (Basel, Switzerland) 20201126 12

Understanding the nature of the barrier height in a two-dimensional semiconductor/metal interface is an important step for embedding layered materials in future electronic devices. We present direct measurement of the Schottky barrier height and its lowering in the transition metal dichalcogenide (TMD)/metal interface of a field effect transistor. It is found that the barrier height at the gold/ single-layer molybdenum disulfide (MoS2) interfaces decreases with increasing drain voltag ...[more]

PMID: 33255993

Similar Datasets

Monolayer MoS2 field effect transistor with low Schottky barrier height with ferromagnetic metal contacts.

Project description:Two-dimensional MoS2 has emerged as promising material for nanoelectronics and spintronics due to its exotic properties. However, high contact resistance at metal semiconductor MoS2 interface still remains an open issue. Here, we report electronic properties of field effect transistor devices using monolayer MoS2 channels and permalloy (Py) as ferromagnetic (FM) metal contacts. Monolayer MoS2 channels were directly grown on SiO2/Si substrate via chemical vapor deposition technique. The increase in current with back gate voltage (Vg) shows the tunability of FET characteristics. The Schottky barrier height (SBH) estimated for Py/MoS2 contacts is found to be +28.8 meV (at Vg = 0V), which is the smallest value reported so-far for any direct metal (magnetic or non-magnetic)/monolayer MoS2 contact. With the application of positive gate voltage, SBH shows a reduction, which reveals ohmic behavior of Py/MoS2 contacts. Low SBH with controlled ohmic nature of FM contacts is a primary requirement for MoS2 based spintronics and therefore using directly grown MoS2 channels in the present study can pave a path towards high performance devices for large scale applications.

| S-EPMC6863907 | biostudies-literature

Tuning Schottky Barrier of Single-Layer MoS2 Field-Effect Transistors with Graphene Electrodes.

Project description:Two-dimensional materials have the potential to be applied in flexible and transparent electronics. In this study, single-layer MoS2 field-effect transistors (FETs) with Au/Ti-graphene heteroelectrodes were fabricated to examine the effect of the electrodes on the electrical properties of the MoS2 FETs. The contact barrier potential was tuned using an electric field. Asymmetrical gate behavior was observed owing to the difference between the MoS2 FETs, specifically between the MoS2 FETs with Au/Ti electrodes and those with graphene electrodes. The contact barrier of the MoS2 FETs with Au/Ti electrodes did not change with the electric field. However, the contact barrier at the MoS2-graphene interface could be modulated. The MoS2 FETs with Au/Ti-graphene electrodes exhibited enhanced on/off ratios (~102 times) and electron mobility (~2.5 times) compared to the MoS2 FETs with Au/Ti electrodes. These results could improve the understanding of desirable contact formation for high-performance MoS2 FETs and provide a facile route for viable electronic applications.

| S-EPMC9458018 | biostudies-literature

Optoelectronic synapse using monolayer MoS2 field effect transistors.

Project description:Optical data sensing, processing and visual memory are fundamental requirements for artificial intelligence and robotics with autonomous navigation. Traditionally, imaging has been kept separate from the pattern recognition circuitry. Optoelectronic synapses hold the special potential of integrating these two fields into a single layer, where a single device can record optical data, convert it into a conductance state and store it for learning and pattern recognition, similar to the optic nerve in human eye. In this work, the trapping and de-trapping of photogenerated carriers in the MoS2/SiO2 interface of a n-channel MoS2 transistor was employed to emulate the optoelectronic synapse characteristics. The monolayer MoS2 field effect transistor (FET) exhibits photo-induced short-term and long-term potentiation, electrically driven long-term depression, paired pulse facilitation (PPF), spike time dependent plasticity, which are necessary synaptic characteristics. Moreover, the device's ability to retain its conductance state can be modulated by the gate voltage, making the device behave as a photodetector for positive gate voltages and an optoelectronic synapse at negative gate voltages.

| S-EPMC7736870 | biostudies-literature

Benchmarking monolayer MoS2 and WS2 field-effect transistors.

Project description:Here we benchmark device-to-device variation in field-effect transistors (FETs) based on monolayer MoS2 and WS2 films grown using metal-organic chemical vapor deposition process. Our study involves 230 MoS2 FETs and 160 WS2 FETs with channel lengths ranging from 5 μm down to 100 nm. We use statistical measures to evaluate key FET performance indicators for benchmarking these two-dimensional (2D) transition metal dichalcogenide (TMD) monolayers against existing literature as well as ultra-thin body Si FETs. Our results show consistent performance of 2D FETs across 1 × 1 cm2 chips owing to high quality and uniform growth of these TMDs followed by clean transfer onto device substrates. We are able to demonstrate record high carrier mobility of 33 cm2 V-1 s-1 in WS2 FETs, which is a 1.5X improvement compared to the best reported in the literature. Our experimental demonstrations confirm the technological viability of 2D FETs in future integrated circuits.

| S-EPMC7846590 | biostudies-literature

The effects of point defect type, location, and density on the Schottky barrier height of Au/MoS2 heterojunction: a first-principles study.

Project description:Using DFT calculations, we investigate the effects of the type, location, and density of point defects in monolayer MoS2 on electronic structures and Schottky barrier heights (SBH) of Au/MoS2 heterojunction. Three types of point defects in monolayer MoS2, that is, S monovacancy, S divacancy and MoS (Mo substitution at S site) antisite defects, are considered. The following findings are revealed: (1) The SBH for the monolayer MoS2 with these defects is universally higher than that for its defect-free counterpart. (2) S divacancy and MoS antisite defects increase the SBH to a larger extent than S monovacancy. (3) A defect located in the inner sublayer of MoS2, which is adjacent to Au substrate, increases the SBH to a larger extent than that in the outer sublayer of MoS2. (4) An increase in defect density increases the SBH. These findings indicate a large variation of SBH with the defect type, location, and concentration. We also compare our results with previously experimentally measured SBH for Au/MoS2 contact and postulate possible reasons for the large differences among existing experimental measurements and between experimental measurements and theoretical predictions. The findings and insights revealed here may provide practical guidelines for modulation and optimization of SBH in Au/MoS2 and similar heterojunctions via defect engineering.

| S-EPMC9606307 | biostudies-literature

Ambient effects on electrical characteristics of CVD-grown monolayer MoS2 field-effect transistors.

Project description:Monolayer materials are sensitive to their environment because all of the atoms are at their surface. We investigate how exposure to the environment affects the electrical properties of CVD-grown monolayer MoS2 by monitoring electrical parameters of MoS2 field-effect transistors as their environment is changed from atmosphere to high vacuum. The mobility increases and contact resistance decreases simultaneously as either the pressure is reduced or the sample is annealed in vacuum. We see a previously unobserved, non-monotonic change in threshold voltage with decreasing pressure. This result could be explained by charge transfer on the MoS2 channel and Schottky contact formation due to adsorbates at the interface between the gold contacts and MoS2. Additionally, from our electrical measurements it is plausible to infer that at room temperature and pressure water and oxygen molecules adsorbed on the surface act as interface traps and scattering centers with a density of several 1012 cm-2 eV-1, degrading the electrical properties of monolayer MoS2.

| S-EPMC5481332 | biostudies-literature

Reproducible Performance Improvements to Monolayer MoS2 Transistors through Exposed Material Forming Gas Annealing.

Project description:Metal-mediated exfoliation has been demonstrated as a promising approach for obtaining large-area flakes of two-dimensional (2D) materials to fabricate prototypical nanoelectronics. However, several processing challenges related to organic contamination at the interface of a 2D material and gate oxide must be overcome to realize robust devices with high yields. Here, we demonstrate an optimized process to realize high-performance field-effect transistor (FET) arrays from large-area (∼5000 μm2), monolayer MoS2 with a yield of 85%. A central element of this process is an exposed material forming gas anneal (EM-FGA) that results in uniform FET performance metrics (i.e., field-effect mobilities, threshold voltages, and contact performance). Complementary analytical measurements show that the EM-FGA process reduces deleterious channel doping effects by decreasing organic contamination while also reducing the prevalence of insulating molybdenum oxide, effectively improving the MoS2-gate oxide interface. The uniform FET performance metrics and high device yield achieved by applying the EM-FGA technique on large-area 2D material flakes will help advance the fabrication of complex 2D nanoelectronic devices and demonstrate the need for improved engineering of the 2D material-gate oxide interface.

| S-EPMC6702458 | biostudies-literature

A Horizontal-Gate Monolayer MoS2 Transistor Based on Image Force Barrier Reduction.

Project description:Transition metal dichalcogenides (TMDCs) have received wide attention as a new generation of semiconductor materials. However, there are still many problems to be solved, such as low carrier mobility, contact characteristics between metal and two-dimensional materials, and complicated fabrication processes. In order to overcome these problems, a large amount of research has been carried out so that the performance of the device has been greatly improved. However, most of these studies are based on complicated fabrication processes which are not conducive to the improvement of integration. In view of this problem, a horizontal-gate monolayer MoS2 transistor based on image force barrier reduction is proposed, in which the gate is in the same plane as the source and drain and comparable to back-gated transistors on-off ratios up to 1 × 104 have been obtained. Subsequently, by combining the Y-Function method (YFM) and the proposed diode equivalent model, it is verified that Schottky barrier height reduction is the main reason giving rise to the observed source-drain current variations. The proposed structure of the device not only provides a new idea for the high integration of two-dimensional devices, but also provides some help for the study of contact characteristics between two-dimensional materials and metals.

| S-EPMC6780131 | biostudies-literature

Drift of Schottky Barrier Height in Phase Change Materials.

Project description:Phase-change memory (PCM) devices have great potential as multilevel memory cells and artificial synapses for neuromorphic computing hardware. However, their practical use is hampered by resistance drift, a phenomenon commonly attributed to structural relaxation or electronic mechanisms primarily in the context of bulk effects. In this study, we reevaluate the electrical manifestation of resistance drift in sub-100 nm Ge2Sb2Te5 (GST) PCM devices, focusing on the contributions of bulk vs interface effects. We employ a combination of measurement techniques to elucidate the current transport mechanism and the electrical manifestation of resistance drift. Our steady-state temperature-dependent measurements reveal that resistance in these devices is predominantly influenced by their electrical contacts, with conduction occurring through thermionic emission (Schottky) at the contacts. Additionally, temporal current-voltage characterization allows us to link the resistance drift to a time-dependent increase in the Schottky barrier height. These findings provide valuable insights, pinpointing the primary contributor to resistance drift in PCM devices: the Schottky barrier height for hole injection at the interface. This underscores the significance of contacts (interface) in the electrical manifestation of drift in PCM devices.

| S-EPMC10958591 | biostudies-literature

Physical Modeling of Gate-Controlled Schottky Barrier Lowering of Metal-Graphene Contacts in Top-Gated Graphene Field-Effect Transistors.

Project description:A new physical model of the gate controlled Schottky barrier height (SBH) lowering in top-gated graphene field-effect transistors (GFETs) under saturation bias condition is proposed based on the energy conservation equation with the balance assumption. The theoretical prediction of the SBH lowering agrees well with the experimental data reported in literatures. The reduction of the SBH increases with the increasing of gate voltage and relative dielectric constant of the gate oxide, while it decreases with the increasing of oxide thickness, channel length and acceptor density. The magnitude of the reduction is slightly enhanced under high drain voltage. Moreover, it is found that the gate oxide materials with large relative dielectric constant (>20) have a significant effect on the gate controlled SBH lowering, implying that the energy relaxation of channel electrons should be taken into account for modeling SBH in GFETs.

| S-EPMC4682133 | biostudies-other