Controllable Hysteresis and Threshold Voltage of Single-Walled Carbon Nano-tube Transistors with Ferroelectric Polymer Top-Gate Insulators.
Ontology highlight
ABSTRACT:
SUBMITTER: Sun YL
PROVIDER: S-EPMC4793293 | biostudies-other | 2016
REPOSITORIES: biostudies-other
Similar Datasets
Project description:This paper reports on the direct qualitative and quantitative performance comparisons of the field-effect transistors (FETs) based on vertical gallium nitride nanowires (GaN NWs) with different NW numbers (i.e., 1-100) and diameters (i.e., 220-640 nm) fabricated on the same wafer substrate to prove the feasibility of employing the vertical 3D architecture concept towards massively parallel electronic integration, particularly for logic circuitry and metrological applications. A top-down approach combining both inductively coupled plasma dry reactive ion etching (ICP-DRIE) and wet chemical etching is applied in the realization of vertically aligned GaN NWs on metalorganic vapor-phase epitaxy (MOVPE)-based GaN thin films with specific doping profiles. The FETs are fabricated involving a stack of n-p-n GaN layers with embedded inverted p-channel, top drain bridging contact, and wrap-around gating technology. From the electrical characterization of the integrated NWs, a threshold voltage (Vth) of (6.6 ± 0.3) V is obtained, which is sufficient for safely operating these devices in an enhancement mode (E-mode). Aluminium oxide (Al2O3) grown by atomic layer deposition (ALD) is used as the gate dielectric material resulting in nearly-zero gate hysteresis (i.e., forward and backward sweep Vth shift (ΔVth) of ~0.2 V). Regardless of the required device processing optimization for having better linearity profile, the upscaling capability of the devices from single NW to NW array in terms of the produced currents could already be demonstrated. Thus, the presented concept is expected to bridge the nanoworld into the macroscopic world, and subsequently paves the way to the realization of innovative large-scale vertical GaN nanoelectronics.
| S-EPMC6635513 | biostudies-literature
Project description:The high-frequency performance of transistors is usually assessed by speed and gain figures of merit, such as the maximum oscillation frequency f max, cutoff frequency f T, ratio f max/f T, forward transmission coefficient S 21, and open-circuit voltage gain A v. All these figures of merit must be as large as possible for transistors to be useful in practical electronics applications. Here we demonstrate high-performance graphene field-effect transistors (GFETs) with a thin AlOx gate dielectric which outperform previous state-of-the-art GFETs: we obtained f max/f T?>?3, A v?>?30?dB, and S 21?=?12.5?dB (at 10?MHz and depending on the transistor geometry) from S-parameter measurements. A dc characterization of GFETs in ambient conditions reveals good current saturation and relatively large transconductance ~600?S/m. The realized GFETs offer the prospect of using graphene in a much wider range of electronic applications which require substantial gain.
| S-EPMC5445082 | biostudies-other
Project description:Deposition of high-kappa dielectrics onto graphene is of significant challenge due to the difficulties of nucleating high quality oxide on pristine graphene without introducing defects into the monolayer of carbon lattice. Previous efforts to deposit high-kappa dielectrics on graphene often resulted in significant degradation in carrier mobility. Here we report an entirely new strategy to integrate high quality high-kappa dielectrics with graphene by first synthesizing freestanding high-kappa oxide nanoribbons at high temperature and then transferring them onto graphene at room temperature. We show that single crystalline Al(2)O(3) nanoribbons can be synthesized with excellent dielectric properties. Using such nanoribbons as the gate dielectrics, we have demonstrated top-gated graphene transistors with the highest carrier mobility (up to 23,600 cm(2)/V x s) reported to date, and a more than 10-fold increase in transconductance compared to the back-gated devices. This method opens a new avenue to integrate high-kappa dielectrics on graphene with the preservation of the pristine nature of graphene and high carrier mobility, representing an important step forward to high-performance graphene electronics.
| S-EPMC2872405 | biostudies-literature
Project description:Future data-intensive applications will have integrated circuit architectures combining energy-efficient transistors, high-density data storage and electro-optic sensing arrays in a single chip to perform in situ processing of captured data. The costly dense wire connections in 3D integrated circuits and in conventional packaging and chip-stacking solutions could affect data communication bandwidths, data storage densities, and optical transmission efficiency. Here we investigated all-ferroelectric nonvolatile LiNbO3 transistors to function through redirection of conducting domain walls between the drain, gate and source electrodes. The transistor operates as a single-pole, double-throw digital switch with complementary on/off source and gate currents controlled using either the gate or source voltages. The conceived device exhibits high wall current density and abrupt off-and-on state switching without subthreshold swing, enabling nonvolatile memory-and-sensor-in-logic and logic-in-memory-and-sensor capabilities with superior energy efficiency, ultrafast operation/communication speeds, and high logic/storage densities.
| S-EPMC7272614 | biostudies-literature
Project description:As scaling of conventional silicon-based electronics is reaching its ultimate limit, considerable effort has been devoted to find new materials and new device concepts that could ultimately outperform standard silicon transistors. In this perspective two-dimensional transition metal dichalcogenides, such as MoS2 and WSe2, have recently attracted considerable interest thanks to their electrical properties. Here, we report the first experimental demonstration of a doping-free, polarity-controllable device fabricated on few-layer WSe2. We show how modulation of the Schottky barriers at drain and source by a separate gate, named program gate, can enable the selection of the carriers injected in the channel, and achieved controllable polarity behaviour with ON/OFF current ratios >10(6) for both electrons and holes conduction. Polarity-controlled WSe2 transistors enable the design of compact logic gates, leading to higher computational densities in 2D-flatronics.
| S-EPMC4937442 | biostudies-literature
Project description:A new physical model of the gate controlled Schottky barrier height (SBH) lowering in top-gated graphene field-effect transistors (GFETs) under saturation bias condition is proposed based on the energy conservation equation with the balance assumption. The theoretical prediction of the SBH lowering agrees well with the experimental data reported in literatures. The reduction of the SBH increases with the increasing of gate voltage and relative dielectric constant of the gate oxide, while it decreases with the increasing of oxide thickness, channel length and acceptor density. The magnitude of the reduction is slightly enhanced under high drain voltage. Moreover, it is found that the gate oxide materials with large relative dielectric constant (>20) have a significant effect on the gate controlled SBH lowering, implying that the energy relaxation of channel electrons should be taken into account for modeling SBH in GFETs.
| S-EPMC4682133 | biostudies-other
Project description:Ferroelectric synapses using polarization switching (a purely electronic switching process) to induce analog conductance change have attracted considerable interest. Here, we propose ferroelectric photovoltaic (FePV) synapses that use polarization-controlled photocurrent as the readout and thus have no limitations on the forms and thicknesses of the constituent ferroelectric and electrode materials. This not only makes FePV synapses easy to fabricate but also reduces the depolarization effect and hence enhances the polarization controllability. As a proof-of-concept implementation, a Pt/Pb(Zr0.2Ti0.8)O3/LaNiO3 FePV synapse is facilely grown on a silicon substrate, which demonstrates continuous photovoltaic response modulation with good controllability (small nonlinearity and write noise) enabled by gradual polarization switching. Using photovoltaic response as synaptic weight, this device exhibits versatile synaptic functions including long-term potentiation/depression and spike-timing-dependent plasticity. A simulated FePV synapse-based neural network achieves high accuracies (>93%) for image recognition. This study paves a new way toward highly controllable and silicon-compatible synapses for neuromorphic computing.
| S-EPMC7736912 | biostudies-literature
Project description:Kv channels form voltage-dependent potassium selective pores in the outer cell membrane and are composed out of four ?-subunits, each having six membrane-spanning ?-helices (S1-S6). The ?-subunits tetramerize such that the S5-S6 pore domains co-assemble into a centrally located K(+) pore which is surrounded by four operational voltage-sensing domains (VSD) that are each formed by the S1-S4 segments. Consequently, each subunit is capable of responding to changes in membrane potential and dictates whether the pore should be conductive or not. K(+) permeation through the pore can be sealed off by two separate gates in series: (a) at the inner S6 bundle crossing (BC gate) and (b) at the level of the selectivity filter (SF gate) located at the extracellular entrance of the pore. Within the last years a general consensus emerged that a direct communication between the S4S5-linker and the bottom part of S6 (S6(c)) constitutes the coupling with the VSD thus making the BC gate the main voltage-controllable activation gate. While the BC gate listens to the VSD, the SF changes its conformation depending on the status of the BC gate. Through the eyes of an entering K(+) ion, the operation of the BC gate apparatus can be compared with the iris-like motion of the diaphragm from a camera whereby its diameter widens. Two main gating motions have been proposed to create this BC gate widening: (1) tilting of the helix whereby the S6 converts from a straight ?-helix to a tilted one or (2) swiveling of the S6(c) whereby the S6 remains bent. Such motions require a flexible hinge that decouples the pre- and post-hinge segment. Roughly at the middle of the S6 there exists a highly conserved glycine residue and a tandem proline motif that seem to fulfill the role of a gating hinge which allows for tilting/swiveling/rotations of the post-hinge S6 segment. In this review we delineate our current view on the operation of the BC gate for controlling K(+) permeation in Kv channels.
| S-EPMC3440756 | biostudies-literature
Project description:Graphene has attracted enormous attention for radio-frequency transistor applications because of its exceptional high carrier mobility, high carrier saturation velocity, and large critical current density. Herein we report a new approach for the scalable fabrication of high-performance graphene transistors with transferred gate stacks. Specifically, arrays of gate stacks are first patterned on a sacrificial substrate, and then transferred onto arbitrary substrates with graphene on top. A self-aligned process, enabled by the unique structure of the transferred gate stacks, is then used to position precisely the source and drain electrodes with minimized access resistance or parasitic capacitance. This process has therefore enabled scalable fabrication of self-aligned graphene transistors with unprecedented performance including a record-high cutoff frequency up to 427 GHz. Our study defines a unique pathway to large-scale fabrication of high-performance graphene transistors, and holds significant potential for future application of graphene-based devices in ultra-high-frequency circuits.
| S-EPMC3406869 | biostudies-literature
Project description:Graphene has attracted considerable interest as a potential new electronic material. With its high carrier mobility, graphene is of particular interest for ultrahigh-speed radio-frequency electronics. However, conventional device fabrication processes cannot readily be applied to produce high-speed graphene transistors because they often introduce significant defects into the monolayer of carbon lattices and severely degrade the device performance. Here we report an approach to the fabrication of high-speed graphene transistors with a self-aligned nanowire gate to prevent such degradation. A Co(2)Si-Al(2)O(3) core-shell nanowire is used as the gate, with the source and drain electrodes defined through a self-alignment process and the channel length defined by the nanowire diameter. The physical assembly of the nanowire gate preserves the high carrier mobility in graphene, and the self-alignment process ensures that the edges of the source, drain and gate electrodes are automatically and precisely positioned so that no overlapping or significant gaps exist between these electrodes, thus minimizing access resistance. It therefore allows for transistor performance not previously possible. Graphene transistors with a channel length as low as 140?nm have been fabricated with the highest scaled on-current (3.32?mA??m(-1)) and transconductance (1.27?mS??m(-1)) reported so far. Significantly, on-chip microwave measurements demonstrate that the self-aligned devices have a high intrinsic cut-off (transit) frequency of f(T) = 100-300?GHz, with the extrinsic f(T) (in the range of a few gigahertz) largely limited by parasitic pad capacitance. The reported intrinsic f(T) of the graphene transistors is comparable to that of the very best high-electron-mobility transistors with similar gate lengths.
| S-EPMC2965636 | biostudies-literature