Browse
Submit Data
Databases
API
Help

Dataset Information

0 Views

0 Connections

0 Citations

0 Reanalyses

0 Downloads

Omics score: 0

Ultimate Scaling of High-κ Gate Dielectrics: Higher-κ or Interfacial Layer Scavenging?

ABSTRACT: Current status and challenges of aggressive equivalent-oxide-thickness (EOT) scaling of high-κ gate dielectrics via higher-κ ( > 20) materials and interfacial layer (IL) scavenging techniques are reviewed. La-based higher-κ materials show aggressive EOT scaling (0.5-0.8 nm), but with effective workfunction (EWF) values suitable only for n-type field-effect-transistor (FET). Further exploration for p-type FET-compatible higher-κ materials is needed. Meanwhile, IL scavenging is a promising approach to extend Hf-based high-κ dielectrics to future nodes. Remote IL scavenging techniques enable EOT scaling below 0.5 nm. Mobility-EOT trends in the literature suggest that short-channel performance improvement is attainable with aggressive EOT scaling via IL scavenging or La-silicate formation. However, extreme IL scaling (e.g., zero-IL) is accompanied by loss of EWF control and with severe penalty in reliability. Therefore, highly precise IL thickness control in an ultra-thin IL regime ( < 0.5 nm) will be the key technology to satisfy both performance and reliability requirements for future CMOS devices.

SUBMITTER: Ando T

PROVIDER: S-EPMC5448919 | biostudies-other | 2012 Mar

REPOSITORIES: biostudies-other

ACCESS DATA

Json Xml

Similar Datasets

High-kappa oxide nanoribbons as gate dielectrics for high mobility top-gated graphene transistors.

Project description:Deposition of high-kappa dielectrics onto graphene is of significant challenge due to the difficulties of nucleating high quality oxide on pristine graphene without introducing defects into the monolayer of carbon lattice. Previous efforts to deposit high-kappa dielectrics on graphene often resulted in significant degradation in carrier mobility. Here we report an entirely new strategy to integrate high quality high-kappa dielectrics with graphene by first synthesizing freestanding high-kappa oxide nanoribbons at high temperature and then transferring them onto graphene at room temperature. We show that single crystalline Al(2)O(3) nanoribbons can be synthesized with excellent dielectric properties. Using such nanoribbons as the gate dielectrics, we have demonstrated top-gated graphene transistors with the highest carrier mobility (up to 23,600 cm(2)/V x s) reported to date, and a more than 10-fold increase in transconductance compared to the back-gated devices. This method opens a new avenue to integrate high-kappa dielectrics on graphene with the preservation of the pristine nature of graphene and high carrier mobility, representing an important step forward to high-performance graphene electronics.

| S-EPMC2872405 | biostudies-literature

A Hybrid Gate Dielectrics of Ion Gel with Ultra-Thin Passivation Layer for High-Performance Transistors Based on Two-Dimensional Semiconductor Channels.

Project description:We propose a hybrid gate structure for ion gel dielectrics using an ultra-thin Al2O3 passivation layer for realizing high-performance devices based on electric-double-layer capacitors. Electric-double-layer transistors can be applied to practical devices with flexibility and transparency as well as research on the fundamental physical properties of channel materials; however, they suffer from inherent unwanted leakage currents between electrodes, especially for channel materials with low off-currents. Therefore, the Al2O3 passivation layer was introduced between the metal electrodes and ion gel film as a leakage current barrier; this simple approach effectively reduced the leakage current without capacitance degradation. In addition, we confirmed that a monolayer MoS2 transistor fabricated with the proposed hybrid gate dielectric exhibited remarkably enhanced device properties compared to a transistor using a normal ion gel gate dielectric. Our findings on a simple method to improve the leakage current properties of ion gels could be applied extensively to realize high-performance electric-double-layer transistors utilizing various channel materials.

| S-EPMC5660217 | biostudies-literature

Direct deposition of uniform high-κ dielectrics on graphene.

Project description:High quality High-κ dielectrics on graphene were achieved by atomic layer deposition directly using remote oxygen plasma surface pretreatment. The uniform coverage on graphene is illustrated by atomic force microscopy and confirmed by high resolution transmission microscopy. The possible surface lattice damage induced by plasma is limited and demonstrated by Raman spectra. The excellent Hall mobility for graphene is maintained at 2.7 × 10(3) cm(2)/V · s, which only decreases by 25%. The excellent electrical characteristic of dielectric presents the low leakage current density and high breakdown voltage. Moreover, the technology is compatible with the traditional CMOS process which brings much possibility to future graphene devices.

| S-EPMC4650933 | biostudies-other

Improved Gate Dielectric Deposition and Enhanced Electrical Stability for Single-Layer MoS2 MOSFET with an AlN Interfacial Layer.

Project description:Transistors based on MoS2 and other TMDs have been widely studied. The dangling-bond free surface of MoS2 has made the deposition of high-quality high-k dielectrics on MoS2 a challenge. The resulted transistors often suffer from the threshold voltage instability induced by the high density traps near MoS2/dielectric interface or inside the gate dielectric, which is detrimental for the practical applications of MoS2 metal-oxide-semiconductor field-effect transistor (MOSFET). In this work, by using AlN deposited by plasma enhanced atomic layer deposition (PEALD) as an interfacial layer, top-gate dielectrics as thin as 6 nm for single-layer MoS2 transistors are demonstrated. The AlN interfacial layer not only promotes the conformal deposition of high-quality Al2O3 on the dangling-bond free MoS2, but also greatly enhances the electrical stability of the MoS2 transistors. Very small hysteresis (ΔVth) is observed even at large gate biases and high temperatures. The transistor also exhibits a low level of flicker noise, which clearly originates from the Hooge mobility fluctuation instead of the carrier number fluctuation. The observed superior electrical stability of MoS2 transistor is attributed to the low border trap density of the AlN interfacial layer, as well as the small gate leakage and high dielectric strength of AlN/Al2O3 dielectric stack.

| S-EPMC4899804 | biostudies-literature

Nanocluster-Based Ultralow-Temperature Driven Oxide Gate Dielectrics for High-Performance Organic Electronic Devices.

Project description:The development of novel dielectric materials with reliable dielectric properties and low-temperature processibility is crucial to manufacturing flexible and high-performance organic thin-film transistors (OTFTs) for next-generation roll-to-roll organic electronics. Here, we investigate the solution-based fabrication of high-k aluminum oxide (Al2O3) thin films for high-performance OTFTs. Nanocluster-based Al2O3 films fabricated by highly energetic photochemical activation, which allows low-temperature processing, are compared to the conventional nitrate-based Al2O3 films. A wide array of spectroscopic and surface analyses show that ultralow-temperature photochemical activation (<60 °C) induces the decomposition of chemical impurities and causes the densification of the metal-oxide film, resulting in a highly dense high-k Al2O3 dielectric layer from Al-13 nanocluster-based solutions. The fabricated nanocluster-based Al2O3 films exhibit a low leakage current density (<10-7 A/cm2) at 2 MV/cm and high dielectric breakdown strength (>6 MV/cm). Using this dielectric layer, precisely aligned microrod-shaped 2,7-dioctyl[1]benzothieno [3,2-b][1] benzothiophene (C8-BTBT) single-crystal OTFTs were fabricated via solvent vapor annealing and photochemical patterning of the sacrificial layer.

| S-EPMC7730230 | biostudies-literature

Positive-bias gate-controlled metal-insulator transition in ultrathin VO2 channels with TiO2 gate dielectrics.

Project description:The next generation of electronics is likely to incorporate various functional materials, including those exhibiting ferroelectricity, ferromagnetism and metal-insulator transitions. Metal-insulator transitions can be controlled by electron doping, and so incorporating such a material in transistor channels will enable us to significantly modulate transistor current. However, such gate-controlled metal-insulator transitions have been challenging because of the limited number of electrons accumulated by gate dielectrics, or possible electrochemical reaction in ionic liquid gate. Here we achieve a positive-bias gate-controlled metal-insulator transition near the transition temperature. A significant number of electrons were accumulated via a high-permittivity TiO2 gate dielectric with subnanometre equivalent oxide thickness in the inverse-Schottky-gate geometry. An abrupt transition in the VO2 channel is further exploited, leading to a significant current modulation far beyond the capacitive coupling. This solid-state operation enables us to discuss the electrostatic mechanism as well as the collective nature of gate-controlled metal-insulator transitions, paving the pathway for developing functional field effect transistors.

| S-EPMC4682056 | biostudies-literature

Low-Temperature Solution-Processed Gate Dielectrics for High-Performance Organic Thin Film Transistors.

Project description:A low-temperature solution-processed high-k gate dielectric layer for use in a high-performance solution-processed semiconducting polymer organic thin-film transistor (OTFT) was demonstrated. Photochemical activation of sol-gel-derived AlOx films under 150 °C permitted the formation of a dense film with low leakage and relatively high dielectric-permittivity characteristics, which are almost comparable to the results yielded by the conventionally used vacuum deposition and high temperature annealing method. Octadecylphosphonic acid (ODPA) self-assembled monolayer (SAM) treatment of the AlOx was employed in order to realize high-performance (>0.4 cm²/Vs saturation mobility) and low-operation-voltage (<5 V) diketopyrrolopyrrole (DPP)-based OTFTs on an ultra-thin polyimide film (3-μm thick). Thus, low-temperature photochemically-annealed solution-processed AlOx film with SAM layer is an attractive candidate as a dielectric-layer for use in high-performance organic TFTs operated at low voltages.

| S-EPMC5455382 | biostudies-other

Fully solution-induced high performance indium oxide thin film transistors with ZrO x high-k gate dielectrics.

Project description:Solution based deposition has been recently considered as a viable option for low-cost flexible electronics. In this context, research efforts have been increasingly focused on the development of suitable solution-processed materials for oxide based transistors. In this work, we report a fully solution synthesis route, using 2-methoxyethanol as solvent, for the preparation of In2O3 thin films and ZrO x gate dielectrics, as well as the fabrication of In2O3-based TFTs. To verify the possible applications of ZrO x thin films as the gate dielectric in complementary metal oxide semiconductor (CMOS) electronics, fully solution-induced In2O3 TFTs based on ZrO2 dielectrics have been integrated and investigated. The devices, with an optimized annealing temperature of 300 °C, have demonstrated high electrical performance and operational stability at a low voltage of 2 V, including a high μ sat of 4.42 cm2 V-1 s-1, low threshold voltage of 0.31 V, threshold voltage shift of 0.15 V under positive bias stress for 7200 s, and large I on/I off of 7.5 × 107, respectively. The as-fabricated In2O3/ZrO x TFTs enable fully solution-derived oxide TFTs for potential application in portable and low-power consumption electronics.

| S-EPMC9080338 | biostudies-literature

Influence of High-κ Dielectrics Integration on ALD-Based MoS2 Field-Effect Transistor Performance.

Project description:The integration of high-κ dielectrics on MoS2 field-effect transistors (FETs) is essential for the realization of MoS2 in ultrascaled nanoelectronic devices and circuits. Most studies covering this topic are based on exfoliated MoS2 flakes or chemical vapor deposition (CVD) grown MoS2 films, whereas other techniques, such as atomic layer deposition (ALD), are also gaining attention for the growth of MoS2 in recent years. In this work, we grow large-area MoS2 by means of plasma-enhanced (PE-)ALD and evaluate the influence of high-κ dielectrics on the properties of ALD-based MoS2 FETs through electrical characterization combined with surface-chemical and high-resolution scanning transmission electron microscopy (HR-STEM) analyses. We grow HfO x , AlO x , or both by means of PE-ALD or thermal ALD on our fabricated devices and show that, in addition to the dielectric constant, three other major parameters related to the processing of the dielectrics can simultaneously affect the MoS2 FET electrical characteristics and govern its doping. These parameters are the stoichiometry of the dielectric, its carbon impurity content, and the degree to which the MoS2 surface oxidizes upon the dielectric growth. When grown at 100 °C, our HfO x films are oxygen-vacant whereas our AlO x films are oxygen-rich. In addition, carbon impurities are incorporated into the dielectrics at low deposition temperatures, being one of the likely causes of the MoS2 FET overall n-type performance in all of the studied cases. Our investigations also reveal that PE-ALD of HfO x or AlO x oxidizes the MoS2 surface, whereas thermal ALD AlO x leaves MoS2 almost intact. In this respect, if thermal ALD AlO x of proper thickness is grown between MoS2 and HfO x , it can reduce the degree to which the MoS2 surface oxidizes by HfO x and meanwhile improve the total dielectric constant, altogether leading to the most optimal electrical performance in ALD-based MoS2 FETs.

| S-EPMC11348321 | biostudies-literature

Damage evaluation in graphene underlying atomic layer deposition dielectrics.

Project description:Based on micro-Raman spectroscopy (μRS) and X-ray photoelectron spectroscopy (XPS), we study the structural damage incurred in monolayer (1L) and few-layer (FL) graphene subjected to atomic-layer deposition of HfO2 and Al2O3 upon different oxygen plasma power levels. We evaluate the damage level and the influence of the HfO2 thickness on graphene. The results indicate that in the case of Al2O3/graphene, whether 1L or FL graphene is strongly damaged under our process conditions. For the case of HfO2/graphene, μRS analysis clearly shows that FL graphene is less disordered than 1L graphene. In addition, the damage levels in FL graphene decrease with the number of layers. Moreover, the FL graphene damage is inversely proportional to the thickness of HfO2 film. Particularly, the bottom layer of twisted bilayer (t-2L) has the salient features of 1L graphene. Therefore, FL graphene allows for controlling/limiting the degree of defect during the PE-ALD HfO2 of dielectrics and could be a good starting material for building field effect transistors, sensors, touch screens and solar cells. Besides, the formation of Hf-C bonds may favor growing high-quality and uniform-coverage dielectric. HfO2 could be a suitable high-K gate dielectric with a scaling capability down to sub-5-nm for graphene-based transistors.

| S-EPMC4550929 | biostudies-literature

OmicsDI is part of the ELIXIR infrastructure

OmicsDI is an Elixir interoperability service. Learn more ›

Tweets

OmicsDI Databases

PRIDE
PeptideAtlas
MassIVE
JPOST Repository
Physiome Model Repository

EGA
EVA
ENA
LINCS
PAXDB
Cell Collective

MetaboLights
Metabolomics Workbench
MetabolomeExpress
GNPS
BioModels
FAIRDOMHub

ArrayExpress
dbGaP
ExpressionAtlas
GEO
NODE

Information

Databases
Help
API
Contact us
Code on GitHub
Terms of use
Submit Data