Unknown

Dataset Information

0

A Self-Aligned a-IGZO Thin-Film Transistor Using a New Two-Photo-Mask Process with a Continuous Etching Scheme.


ABSTRACT: Minimizing the parasitic capacitance and the number of photo-masks can improve operational speed and reduce fabrication costs. Therefore, in this study, a new two-photo-mask process is proposed that exhibits a self-aligned structure without an etching-stop layer. Combining the backside-ultraviolet (BUV) exposure and backside-lift-off (BLO) schemes can not only prevent the damage when etching the source/drain (S/D) electrodes but also reduce the number of photo-masks required during fabrication and minimize the parasitic capacitance with the decreasing of gate overlap length at same time. Compared with traditional fabrication processes, the proposed process yields that thin-film transistors (TFTs) exhibit comparable field-effect mobility (9.5 cm²/V·s), threshold voltage (3.39 V), and subthreshold swing (0.3 V/decade). The delay time of an inverter fabricated using the proposed process was considerably decreased.

SUBMITTER: Fan CL 

PROVIDER: S-EPMC5456189 | biostudies-other | 2014 Aug

REPOSITORIES: biostudies-other

Similar Datasets

| S-EPMC6401082 | biostudies-other
| S-EPMC6781023 | biostudies-literature
| S-EPMC8777649 | biostudies-literature
| S-EPMC8285384 | biostudies-literature
| S-EPMC5503323 | biostudies-literature
| S-EPMC5738405 | biostudies-literature
| S-EPMC5562431 | biostudies-literature
| S-EPMC4686891 | biostudies-literature
| S-EPMC9062493 | biostudies-literature
| S-EPMC4869014 | biostudies-literature